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[57] ABSTRACT
An instantaneous reading tachometer in which reoc-
curring events to be measured in rate, trigger a three-
state timing generator in which the first two states are
of fixed duration and the third state is of variable du-
ration. An electrical decay circuit is set to a reference
level by the second state and the third state causes this
reference level to decay until the re-occurrence of an
event. This triggers a new first state which in turn trig-
gers a sample and hold circuit to hold the decayed
level. The decayed level is amplified and provided as
an output indicative of the instantaneous rate of oc-
currence of the last two successive events.
4 Claims, 3 Drawing Figures
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RATEMETER rence of the first event triggers the pulse generator and
a first state or voltage level is provided. It functions toORIGIN OF THE INVENTION
 cause ^  decay ^  tQ ho,J ^  va,ue
The invention described herein was made by em- reached by a previous cycle. Next and upon the occur-
ployees of the United States and may be manufactured ^ rence of the second voltage state the decay circuit is
and used by or for the Government of the United States reset to a reference voltage which is held until the oc-
of America for Governmental purposes without the currence of the third state after which this voltage is
payment of any royalties thereon or therefor. permitted to decay as a function of time until the oc-
BACKGROUND OF THE INVENTION 10 C"rren,Ce °f the next Se"sed *Vef When this ™ut>the pulse generator switches the decay circuit to hold
This invention relates to rate measurement devices decayed level," which level is fed to the sample and
or tachometers and particularly to an improved hold circuit which stores this voltage and provides it as
tachometer capable of instantaneous rate measurement an output representative of the rate of occurrence of
of relatively low rate occurrences.
 15 the last two events.
GENERAL DESCRIPTION OF THE PRIOR ART BRIEF DESCRIPTION OF THE DRAWINGS
Heretofore the electrical measurement of the rate of FIG. 1 is an electrical block diagram of an embodi-
occurrence of re-occurring events has generally in- ment of the invention.
eluded the process of developing a pulse of a constant 20 FIG. 2 shows a series of graphs illustrative of opera-
width and amplitude for each occurrence of an event
 tion ofithe embodiment of the invention shown in FIG.
and then the pulses so obtained charge a capacitor con- j
nected in a relatively long time constant circuit. The FIG. 3 is an electrical schematic diagram of certain
resulting voltage on the capacitor thus varies with the
 of the circuitry shown in block form in FIG. 1.
number of pulses applied to the capacitor within a 25
predetermined time and thus there is developed a volt- DESCRIPTION OF THE PREFERRED
age which may be measured to give an indication of EMBODIMENT
average rate of occurrence of the pulses and thus the
 F,G , il|ustrates broadl ,he invention as applied to
rate of occurrence of the events The difficulty with this
 a hear{ rate monitor An ECG g. , 10 ig obtained .„ a
approach is that it is not capable of providing an accu-
 conventiona, manner from a patienti represented by
rate rate output after the occurrence of only a relative- r-,-./~. »-» • j i- j . c/-"/- \-r IA u- u
, ,
 K
 . , . . ... . ECG source 12, and applied to ECG amplifier 14 whichly few events and there are instances in which there ex- . . . • » < • jL i • • » . - . -e
. . , ., . .. . includes an appropriate feedback circuit to intensifyists a need to provide an essentially instantaneous rate . _ . .
 e . r-^^ r -n. t-/-/~
, .
r
, ,
 c , . , the R portion of the ECG waveforms. The ECG outputoutput, that is after the occurrence of only two or three , ,.-. < • * . , _ , - , ,*• ,• ,
r
 r r • • • r. 35 of amplifier 14 is fed to pulse generator 16 whichsuch events. For example, it is often necessary or K .
, . , , . , * u . . . -j generates a narrow negative pulse output 18 cor-desirable in the measurement of heart rate to provide & • . 6 . „
an instantaneous indication after the observation of ["ponding '" Ume to the R portion of waveform 10.
only two or three heart beats, or to give continually up- Three successive such pulses are shown ,n FIG. 2a and
dated beat-by-beat rate information. An alternate ap- ,n are labeled 18«- 18band 1Sc ,0 '„ . .
proach is to employ digital circuitry wherein events 4° In resPonse to a ne6atlve Pulse 18' FIG 2a' timl"8
would be counted and the time measured between two Clrcult 20 **""**• * three stat« or level waveform 21
or more succeeding counts. The disadvantage of this consisting of three discrete levels 22, 24 and 26 (FIG.
approach is that the circuitry is fairly complex. 2*>- As shown- the flrst of these levels, level 22, is in the
form of a negative pulse which lasts for 183 mil-
SUMM ARY OF THE INVENTION 45 liseconds. The second level 24 is in the form of a posi-
Accordingly, it is an object of this invention to pro- tive Pulse and il lasts for ' 17 .milliseconds. Depending
vide an improved rate measurement system capable of uPon the rate to be cou"ted- the ?"* and second levels
instantaneous measurements with a relatively simple would each be of a Cation of 1 to 2000 milliseconds.
combination of electrical circuit elements. 50 T"e third level 26 1S at zero level and its duration is
A further object of this invention is to provide an im- variable, it commencing at the end of positive pulse 24
proved rate measurement system particularly adapted . and terminating on the occurrence of the next sensed
for the measurement on a beat-by-beat basis of heart event or Pulse 18- As shown, the first series of pulses
rate. are labeled with the suffix a, the second by the suffix b
These and other objects, features and advantages are 55 and the third by the suffix c. Decay circuit 28 is con-
accomplished in the present invention which encom- trolled by the output of timing circuit 20 and it provides
passes an electronic system employing an event sensor, output waveform 29 more particularly shown in FIG.
a three-state pulse generator, a decay circuit and a sam- 2c. As will be noted, it is activated at the end of each
pie and hold circuit. The three states of the pulse negative level or pulse 22 by an output from timing cir-
generator are three voltage levels, the first and second 60 cuit 20 to establish a reference voltage level 30 which
of which last for predetermined periods. The duration lasts for the duration of positive pulse 24 (FIG. 2i»). At
of the third state is variable, it being cut off on the oc- the end of pulse 24, this reference voltage is permitted
currence of a sensed event. For purposes of descrip- to decay, as decay voltage 32, until the occurrence of
tion, we will assume that a complete cycle has occurred the next event and a pulse ISb. Pulse 18b then triggers
and thus two events, the rate of occurrence of which it negative pulse 22b which in turn causes the instantane-
is desired to be measured, have occurred and there has ous level of decay voltage 32a to be held as level 34a
occurred a full cycle of the three states. The occur- for the duration of negative pulse 22b.
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Sample and hold circuit 31 functions to sample the connected between pin 3 and common terminal 67.
output of decay circuit 28 during held decayed levels The time constant of this input circuit is relatively small
34 and to provide an output 35 proportional to the to differentiate input pulse 18 to provide a very steep
value of held decayed level 34 to heart rate indicator pulse to pin 3. Positive feedback is provided from out-
36. Sample and hold circuit 31 basically consists of 5 put pin 6 of amplifier 60 by means of a voltage divider
sample amplifier 38, hold amplifier 40, hold capacitor consisting of resistors 68 and 70 connected between
42 and discharge circuit 44. During the periods of pin 6 and common terminal 67 and through resistor 72
negative pulses 22, the output of decay circuit 28, to pin 3. Transistor 74 is employed to selectively short
represented by held decayed level 34, is applied as an resistor 70, resistor 70 being connected across the
input to sample amplifier 38 and it in turn applies a emitter-collector circuit of transistor 74. A base input
charging current through diode 45 to capacitor 42 operating bias is applied to the base of transistor 74
which charges capacitor 42 to the held decayed level. If through resistor 76. The second input of amplifier 60,
the charge on capacitor 42 (from the last sample)
 pjn 2 js connected through series resistor 78 and
should happen to be higher than the present input level ,5 capacitor 80 to common terminal 67. A negative feed-
of amplifier 40, discharge circuit 44 consisting of Zener
 back path from output pjn 6 is provided through re-
diode 46, resistor 48 and diode 50 provide a uni-
 sistors 82 and 84 to pin 2 and the emitter-collector cir-
directional discharge path back to the output terminal
 cuit of transistor 86 is connected across resistor 78 to
of timing circuit 20, which path is effective during
 provide for the selective accelerated discharge of
negative output pulse 22. This discharges capacitor 42
 2o capacitor 80. The base input of transistor 86 is driven
to a level sufficiently low to insure that capacitor 42 through resistors 82 and 88 from pin 6.
will respond to the new charge applied to it. The value
 Series connected capacitor 90 and resistor 92 pro-
of resistor 48 and characteristic of Zener diode 46 are
 vide desired input frequency compensation and are
chosen so that the maximum discharge of capacitor 42
 connected between pins 1 and 8 of amplifier 60.
will be no more than 50 percent of the maximum volt- 25
 Capacitor 94 is connected between pins 5 and 6 to pro-
age developed across resistor 48 and this is adequate to
 vide desired output frequency compensation. Positive
permit a drop from sampling to sampling representative
 SQUrce terminal 96 connects directly to pin 7, through
of 200 to 40 beats per minute. resistor 76 to the base of transistor 74 and through re-
Hold amplifier 40 amplifies and1 couples the output
 sistor 9g tQ jn 6 of lifler 60 N tive source ter.
of capac.tor 42 to rate mdicator 36 wh.ch ,s an electn- 30 ^ ^ ^
 conngcts djrect,y tQ pjn 4 of amplifier 60
cal voltmeter or other appropriate readout calibrated
 Jo consider the operation of timing circuit 20, it will
in terms of heart rate. Feedback resistor 52 between
 fee noted that jof {o the ,ication of an j t u]se>
the output of hold amphfier 40 and input of sample am-
 {he y M . 2 and 3 and t m fi of
phfier 38 insures the proper level of charge on capaci-
 fier M ^ a,, ^  a ^ Q ,eve, wjth a z£ro ^
tor 42. Feedback resistor 54 connects between the out-
 Qn ^  cQ^m Q{ transjstor ?4 jt js not operatjng and
put and input of hold amplifier 40 and insures the accu- . .. . . , , „ .v
 ,
 K
 „. ,_, , -f A*. -T-U , <• similarly with no base or collector voltage on transistor
racy of operation of hold amplifier 40. The value of re- x, . . . ,, , .. . ,. , _'
. . . . . . - , . - . • 86.it i s n o t operating. Upon t h e application o f t h e first
sistor 54 is chosen to provide a desired operating range . . ,„ f-.J" . ,. , , • **
, ... ,-c-
 An , • , u negative pulse 18a (FIG. 20) through capacitor 64 tofor hold amplifier 40 and in the present case the output .» e . . . . _ . ' ° . . , .
, , , . „ _ ,40 negative input pin 3, the voltage on output pin 6 isis selected to have a range of zero to five volts, " .. • . . r . ... . , .
, , ,. .„ . »«„ , caused to change in a negative direction. It is to be
representative of a heart rate of 40 to 200 beats per . ; • , . , . . , . . . .
. , , , • • . ,. . ,, . ' ... . . .. noted that the output on pin 6 is in phase with the input
minute and heart rate indicator 36 is so calibrated. At . . , , - , , - . - JT,
the end of the sample time, point in time 56 (FIG. Id), °" pln 3 and OUt °f phase Wlth th^ input °n pln 2" The
the output of hold amplifier 40 remains at the level 45 negat'Ve g°mg S'gnal °" pl" 6 'S fed ba°k thr°Ugh re'
determined by capacitor 42 until the next sample pulse. SIStors 68 and 72 as a positive feedback ^ Pin 3 causing
It will be noted that the vertical scale of F\G.2d is sub- regeneration in amplifier 60 to rapidly saturate it as
stantially enlarged and thus the decay in voltage due to shown b* negative output pulse or level 22a (FIG. 2b).
circuit loss between sampled outputs of decay circuit Thls negative output at pin 6 is fed as negative feed-
28 are extremely small and thus the only significant 50 back through resistors 82 and 84 to input pin 2 and
changes in output will be those determined by the out- through resistor 78 to capacitor 80. Neither transistors
put of decay circuit 28 indicating a change in sensed 74 or 86 are affected by the negative output or level
rate. 22fl-
Timing circuit 20, decay circuit 28 and sample and As a result of the feedback circuit to pin 2 and to
hold circuit 31 are shown in greater detail in FIG. 3 and 55 capacitor 80, the voltage at pin 2, initially at zero,
wil l be further described with respect to these figures. changes in a negative direction as capacitor 80 charges.
Timing circui t 20 must perform a complex function. When the negative voltage on pin 2 exceeds that of the
First it must have a negative state for the sample and negative voltage on pin 3, the differential input to am-
hold phase, then it must have a positive state to reset plifier 60 reverses in polarity and pin 3 becomes posi-
decay circuit 28 to a maximum and finally it must 60 live with respect to pin 2. This causes the output on pin
return to a zero state at precisely 300 milliseconds from 6 to change in a positive direction, rising toward zero,
the start of the cycle. The 300 milliseconds is the By virtue of the positive feedback from pin 6 to pin 3
period for a heart rate of 200 beats per minute. Ampli- the rising voltage on pin 3 causes the output voltage on
fier 60 of timing circuit 20 is a standard type LM709 in- pin 6 to rapidly rise through zero to its saturated posi-
tegrated circuit, differential, operational amplifier. The tive level 24o. As the voltage on pin 6 rises above zero
input circuit of one input, pin 3, includes input diode it causes transistor 74 to be energized and resistor 70 to
62, and capacitor 64 in series with input resistor 66, be shorted out pulling the potential on pin 3 to zero.
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Thus at the beginning of level 24a there exists a zero
potential on pin 3 (which value remains on pin 3 for the
duration of level 24a), a negative potential, approxi-
mately 5 volts, on capacitor 80 and on pin 2, and a
maximum positive potential on pin 6. With a negative
potential on capacitor 80 and a positive potential on
pin 6 of amplifier 60 an operating bias is applied to
transistor 86, to the collector through resistors 82 and
84 and to the base through resistors 82 and 88 (with
respect to common terminal 67). This results in resistor
78 being shorted out and capacitor 80 to commence
discharging through a first discharge path consisting of
resistors 82 and 84 and a second discharge path
through resistor 82, resistor 88, and the base-emitter
circuit of transistor 86. This is a lower impedance path
than existed during the charging of capacitor 80 with
the result that the discharge of capacitor 80 is ac-
celerated. As a result the voltage at pin 2 rises to near
zero in 117 milliseconds. When this occurs amplifier 60
is pulled out of saturation and by virtue of negative
feedback from pin 6 to pin 2 the output level is rapidly
pulled down to zero potential or level 26a as shown in
FIG. 2b after a period of a few microseconds. Level 26a
will be retained until the occurrence of pulse I8b and
thus there has just been described a complete cycle of
operating of timing circuit 20. Pulse 18fc triggers pulse
22b and thereafter pulses 24b and 26b occur in the
manner just described.
Decay circuit 28 is driven by an output on pin 6 of
amplifier 60 of timing circuit 20. The input to decay
circuit 28 is polarized by diode 104 to permit passage
of only a positive pulse or level 24 which is applied
through resistor 106 to the base of transistor 108 and
through resistor 110 to the base of transistor 112. Re-
sistor 113 divides the input voltage to transistor 112 to
a selected operating level. A reference potential is pro-
vided across Zener diode 114 which is connected to
positive terminal 96 through resistor 116. When
operated on, transistor 108 applies this reference
potential to capacitor 118. While there is also created a
circuit through resistor 120 to capacitor 122, since
transistor 112 is turned on at the same time, no charge
is applied to capacitor 122. Transistor 124 provides a
selective discharge path for capacitor 118 through re-
sistor 126, and transistor 127 provides a selective
discharge path for capacitor 122. Transistors 124 and
127 are simultaneously switched by voltage dividers
128 and 129, respectively, connected between positive
terminal 96 through diode 130 back to pin 6 of amplifi-
er 60 of timing circuit 20. The base of transistor 124 is
connected between series resistors 132 and 134 of volt-
age divider 128 and the base of transistor 127 is con-
nected between series connected resistors 136 and 138
of voltage divider 129. By means of this circuitry,
transistors 124 and 127 are turned off during the nega-
tive pulse or level 22 output of timing circuit 20 and are
turned on during levels 24 and 26.
To consider operation of decay circuit 28, it will be
assumed that the output of timing circuit 20 has just
changed to positive level 24a. This level of potential is
applied through diode 104 and through resistor 110 to
transistor 112 to cause it to turn on and discharge any
charge on capacitor 122. At the same time, current
flows through resistor 106 to turn on transistor 108 and
apply a reference level 30a from Zener diode 114 to
10
capacitor 118. At the termination of level 240,
transistors 108 and 112 turn off and capacitor 118
starts its decay through resistor 126 and "on" transistor
124. Transistors 124 and 127 are "on" when the level
5
 on pin 6 of amplifier 60 is either zero or positive and
"off" when this level is negative. The role of capacitor
122 is to linearize decay and improve the accuracy of
the system. Initially, during the decay, it receives a
charge through resistor 120 (transistor 112 now being
turned off) as capacitor 118 discharges. At a desired
point in the discharge of capacitor 118, capacitor 122
ceases charging and commences to discharge and thus
slows the decay of voltage on capacitor 118. The
., process is abruptly stopped upon the occurrence of
negative pulse 18b to cause the output level of amplifi-
er 60 to go negative to level 22b, causing diode 130 to
fully conduct and sufficiently lower the base potential
.on transistors 124 and 127 to turn them off. This point
20 is indicated by point 141 of FIG. 2c, which marks the
beginning of "held decayed level" 34a, which is the
useful output of decay circuit 28. During other inter-
vals, when the output levels of timing circuit 20 are
either zero or positive, transistor 124 is turned on and
25 thus the output of decay circuit 28, at the collector of
transistor 124, is zero.
Sample and hold circuit 31 consists basically of sam-
ple amplifier 38, hold amplifier 40 and storage capaci-
tor 42. The sample and hold amplifiers are identical to
30
 amplifier 60 of timing circuit 20 and are biased in a like
manner. Sample amplifier 38 has an input frequency
compensation network consisting of resistor 144 and
capacitor 146 connected in series between pins 1 and 8
and an output frequency compensation circuit consist-
ing of capacitor 148 connected between pins 5 and 6.
Similarly, hold amplifier 40 employs an input frequen-
cy compensation network consisting of resistor 150 and
capacitor 152 connected in series between pins 1 and 8
40 and an output frequency compensation capacitor 154
connected between terminals 5 and 6. A diode limiter
156 is connected across input terminals 2 and 3 of sam-
ple amplifier 38, and oppositely connected diodes 158
and 160 limit the magnitude, positive or negative, of
45 signals applied between terminals 2 and 3 of amplifier
40. A reference input to pin 2 of amplifier 38 is applied
from positive terminal 96 through resistors 116, 162
and 164. A feedback connection is provided from pin 6
of hold amplifier 40 back through resistors 166 and 164
SO to pin 2 of sample amplifier 38 and resistor 54 is con-
nected in a feedback loop from the pin 6 output to the
pin 2 input of hold amplifier 40. Output pin 6 of sample
amplifier 38 is connected through resistor 166 and
diode 45 to the pin 3 input of hold amplifier 40. Storage
55
 or hold capacitor 42 is connected between pin 3 of am-
plifier 40 and common terminal 67 and serves to pro-
vide a holding or storage function for sample and hold
circuit 31. Zener diode 46 and resistor 48 in series with
diode 50 serve to reduce, as explained above, the volt-
age on capacitor 42 to a level sufficiently low to insure
that capacitor 42 will be appropriately charged despite
rapid decreases in levels represented by rapid
decreases in input rate to the system.
To consider the operation of sample and hold circuit
31 it will be assumed that negative pulse 22a (FIG. 2b)
has just been initiated and the output level 34 (FIG. 2c)
is applied to pin 3 of sample amplifier 38. Since
35
65
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transistors 124 and 127 of timing circuit 28 have been
turned off by pulse 22a, as explained above, the poten-
tial or level 34 on capacitor 118 is held for the duration
of pulse 22a. With this "held" level or "held decayed
level" 34 applied to pin 3 of sample amplifier 38, there
is a like or proportional output on output pin 6 of sam-
ple amplifier 38 which is applied through resistor 166
and. diode 45 to pin 3 of hold amplifier 40 and thus
across storage capacitor 42. Storage capacitor 42 is of a
relatively large value, on the order of 10 microfarads,
and it assumes the output voltage of amplifier 38.
Negative feedback provided through resistors 166 and
164 assure that amplifiers 38 and 40 will have a stable
gain and provide a linear output and thus an extremely
accurate output. The output of hold amplifier 40 is fed
through resistor 168 and appears across resistor 170
and is fed to heart rate indicator 36. As described
above, the output of hold amplifier 40 has a range of
zero to five volts, representative of a heart rate of 40 to
200 beats per minute which is indicated by rate indica-
tor 36.
The cycle of operation just described repeats with
each input pulse 18 and the output rate indicated by
heart rate indicator 36 is that of the re-occurrence rate
of the last two occurring events.
While this invention is believed particularly useful in
its application to heart rate measurement systems it is
to be appreciated that it has application to rate mea-
surements in general, particularly where there is a need
for the accurate, instantaneous measurement of rates
below approximately 2,000 events per second.
What is claimed is:
1. A ratemeter comprising:
A. sensing means responsive to re-occurring events,
for providing an electrical output, timing, pulse of
a first polarity upon the occurrence of each event;
B. t iming means responsive to each said output pulse
of said sensing means for providing, successively,
and on a reoccurring basis, first, second and third
discrete electrical levels, said first and second elec-
trical levels being of predetermined duration and
the duration of said third level being equal to the
period between said output pulses less the total du-
ration of said first and second electrical levels, and
wherein said timing means comprises:
1. a differential amplifier having a first input, a
second input and an output, said first input and
said output being of like phase and said second
input being of opposite phase to that of said out-
put,
2. first circuit means connecting a portion of the
output voltage present on said output to said
first input and including first switching means
connected to said first input and responsive to a
second polarity output of said amplifier for
shorting said first input,
3. second circuit means comprising: /
a capacitor having one terminal connected to a
reference potential,
a resistor connected between the other terminal
of said capacitor and said second input,
a circuit connecting said output through said re-
sistor to said capacitor, and
second switching means connected across said
resistor and responsive to a second polarity
10
20
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45
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output of said amplifier for shorting said re-
sistor between said capacitor and said second
input,
whereby with an initial condition of zero volt-
age on said inputs there exists a zero voltage
as said third discrete electrical level on said
output,
a said first polarity timing pulse applied to said
first input causes said amplifier to provide a
maximum first polarity output, or first dis-
crete electrical level, which output is coupled
to said capacitor which commences charging
in a first polarity direction to provide an in-
creasing amplitude first polarity input to said
second input and timing the duration of said
first discrete electrical level,
when the level of said first polarity voltage on
said second input exceeds the level on said
first input the differential input of said ampli-
fier switches polarity and the potential on said
output changes to a maximum second polarity
value as said second discrete electrical level,
and
said second switching means is operated by said
second polarity from said output shorting said
resistor and causing said capacitor to com-
mence discharging, timing said second dis-
crete electrical level, and when the voltage on
said second input is pulled down to a point
which causes the differential amplifier to
abruptly change from said second electrical
discrete level to a neutral state with a zero
output, said third discrete electrical level is
provided on said output, which level remains
until the re-occurrence of a said timing pulse;
C. decay circuit means responsive to the output of
said timing means and' to the initiation of said
second electrical level for establishing a reference
voltage and including time constant means respon-
sive to the initiation of said third level for provid-
ing a voltage which initially corresponds to said
reference voltage, then decays during, said third
electrical level to a decayed level, and including
means responsive to the next occurring said first
electrical level for halting said decay and holding
the decayed level for the duration of said next oc-
curring first electrical level; and
D. sample and hold means responsive to said decay
circuit means and said decayed level for providing
a substantially continuously level output propor-
tional to the last held decayed level and which is
representative of the rate of occurrence of the last
two successive said events.
2. A ratemeter as set forth in claim 1 wherein the du-
ration of said first electrical level is between 1 and 2000
milliseconds and the duration of said second electrical
level is between 1 and 2000 milliseconds.
3. A ratemeter as set forth in claim 1 wherein said
first electrical level is of a positive potential, said
second electrical level is of a negative potential and
said third electrical level is of a zero electrical poten-
tial.
4. A ratemeter as set forth in claim 1 wherein said
decay circuit means comprises means for providing an
output which is equal to said decayed level during said
3,729,676
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first electrical level and is substantially zero during said
second and third electrical levels.
10
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